

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (Previously Presented) A method of generating energy
2 profiles for a specific task in a processing device executing
3 multiple tasks, comprising the steps of:
4 receiving a first task identifier indicative of an active task
5 in a processing component;
6 receiving hardware activity signals each indicative of a
7 hardware event in the processing device;
8 storing a second task identifier indicating a task to be
9 monitored;
10 comparing the first and second task identifiers and generating
11 a predetermined signal if the first and second task identifiers
12 match;
13 measuring activity corresponding to the task to be monitored
14 by counting hardware activity signals received during generation of
15 said predetermined signal.

2 and 3. (Canceled)

1 4. (Previously Presented) The method of claim 1 further
2 comprising:
3 periodically updating with a period T an energy profile
4 responsive to said measuring step during operation of said
5 processing device.

1 5. (Original) The method of claim 4 and further comprising
2 the step of executing a plurality of tasks in accordance with a
3 scenario defining scheduling of said plurality of tasks and

4 modifying said scenario responsive to said step of updating an
5 energy profile.

1 6. (Original) The method of claim 1 and further comprising
2 the step of performing a debugging operation responsive to said
3 measuring step.

1 7. (Previously Presented) A processing device for
2 multitasking multiple tasks comprising:
3 circuitry for receiving a first task identifier selected from
4 among a plurality of possible task identifiers indicative of an
5 active task in a processing component;
6 circuitry for receiving hardware activity signals each
7 indicative of a hardware event in the processing device;
8 a memory for storing a plurality of second task identifier,
9 each second task identifier corresponding to a task to be
10 monitored;
11 a comparator for comparing the first and second task
12 identifiers and generating a predetermined second task identifier
13 match signal if the first task identifier matches a corresponding
14 one of said second task identifiers;
15 a plurality of counters, each counter corresponding to one of
16 said stored plurality of second task identifiers, each counter
17 enabled to count said hardware activity signals when said
18 comparator generates a corresponding predetermined second task
19 identifier match signal.

8 and 9. (Canceled)

1 10. (Previously Presented) The processing device of claim 7
2 wherein:

3 said processing device is operable to periodically update with
4 a period T an energy profile from counts of said plurality of
5 counters during operation of said processing device.

1 11. (Original) The processing device of claim 10 wherein said
2 plurality of tasks are executed in accordance with a scenario
3 defining scheduling of said plurality of tasks and said scenario is
4 updated responsive to said step of updating an energy profile.

1 12. (Previously Presented) The processing device of claim 7
2 and further comprising circuitry for implementing a debugging
3 operation responsive to values in said plurality of counters.

13. (Canceled)

1 14. (Previously Presented) The method of claim 1 wherein:
2 said hardware event in the processing device includes a cache
3 miss.

1 15. (Previously Presented) The method of claim 1 wherein:
2 said hardware event in the processing device includes a
3 translation lookaside buffer miss.

1 16. (Previously Presented) The method of claim 1 wherein:
2 said hardware event in the processing device includes a non-
3 cacheable memory access.

1 17. (Previously Presented) The method of claim 1 wherein:
2 said hardware event in the processing device includes a wait
3 time.

1 18. (Previously Presented) The method of claim 1 wherein:
2 said hardware event in the processing device includes a
3 read/write requests for a predetermined resource.

1 19. (Previously Presented) The method of claim 4 wherein:
2 said period T corresponds to a thermal time constant of the
3 processing device.

1 20. (Previously Presented) The processing device of claim 7
2 wherein:
3 said hardware event in the processing device includes a cache
4 miss.

1 21. (Previously Presented) The processing device of claim 7
2 wherein:
3 said hardware event in the processing device includes a
4 translation lookaside buffer miss.

1 22. (Previously Presented) The processing device of claim 7
2 wherein:
3 said hardware event in the processing device includes a non-
4 cacheable memory access.

1 23. (Previously Presented) The processing device of claim 7
2 wherein:
3 said hardware event in the processing device includes a wait
4 time.

1 24. (Previously Presented) The processing device of claim 7
2 wherein:
3 said hardware event in the processing device includes a
4 read/write requests for a predetermined resource.

1 25. (Previously Presented) The processing device of claim 10
2 wherein:
3 said period T corresponds to a thermal time constant of the
4 processing device.